ASIC and FPGA Verification: A Guide to Component Modeling

  1. Home
  2. Bookstore
  3. ASIC and FPGA Verification: A Guide to Component Modeling

ASIC and FPGA Verification: A Guide to Component Modeling

By Munden, Richard

Rent or Buy eTextbook

Expires on Apr 17th, 2022
$70.95

Publisher List Price: $72.99
Savings: $2.04

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today’s digital designs.

ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

*Provides numerous models and a clearly defined methodology for performing board-level simulation.
*Covers the details of modeling for verification of both logic and timing.
*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

Subject: Professional, Career & Trade -> Electronics -> General

ASIC and FPGA Verification: A Guide to Component Modeling
Publisher: Elsevier S & T 10/2004
Imprint: Morgan Kaufmann
Language: English
Length: 336 pages

ISBN 10: 0125105819
ISBN 13: 9780125105811
Print ISBN: 9780125105811

Live Chats