System-on-Chip Test Architectures: Nanometer Design for Testability

  1. Home
  2. Bookstore
  3. System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability

By Wang, Laung-Terng; Stroud, Charles E.; Touba, Nur A.

Rent or Buy eTextbook

365 days
$81.95
180 days
$36.88
150 days
$33.6
120 days
$31.97
90 days
$29.51
30 days
$24.59
Expires on Apr 18th, 2022
$81.95

Publisher List Price: $82.99
Savings: $1.04

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.

Subject: Professional, Career & Trade -> Computer Science -> Logic Design

System-on-Chip Test Architectures: Nanometer  Design for Testability
Publisher: Elsevier S & T 07/2010
Imprint: Morgan Kaufmann
Language: English
Length: 896 pages

ISBN 10: 012373973X
ISBN 13: 9780123739735
Print ISBN: 9780123739735

Live Chats