Verification Techniques for System-Level Design

  1. Home
  2. Bookstore
  3. Verification Techniques for System-Level Design

Verification Techniques for System-Level Design

By Fujita, Masahiro; Ghosh, Indradeep; Prasad, Mukul

Rent or Buy eTextbook

Expires on Apr 21st, 2022

Publisher List Price: $97.99
Savings: $1.04

This book will explain how to verify SoC (Systems on Chip) logic designs using “formal” and “semiformal” verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional” verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.

For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

• First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.
• Formal verification of high-level designs (RTL or higher).
• Verification techniques are discussed with associated system-level design methodology.

Subject: Professional, Career & Trade -> Electronics -> General

Verification Techniques for System-Level Design
Publisher: Elsevier S & T 07/2010
Imprint: Morgan Kaufmann
Language: English
Length: 256 pages

ISBN 10: 0123706165
ISBN 13: 9780123706164
Print ISBN: 9780123706164

Live Chats