Question

On a typical Intel 8086-based system, connected via system bus to DRAM memory, for a read operation, RAS is activated by the trailing edge of the Address Enable signal. However, due to propagation and other delays, RAS does not go active until 50 ns after Address Enable returns to a low. Assume the latter occurs in the middle of the second half of state T1. Data are read by the processor at the end of T3. For timely presentation to the processor, however, data must be provided 60 ns earlier by memory. This interval accounts for propagation delays along the data paths (from memory to processor) and processor data hold time requirements. Assume a clocking rate of 10 MHz.

a. How fast (access time) should the DRAMs be if no wait states are to be inserted?
b. How many wait states do we have to insert per memory read operation if the access time of the DRAMs is 150 ns?

Solution Preview

This material may consist of step-by-step explanations on how to solve a problem or examples of proper writing, including the use of citations, references, bibliographies, and formatting. This material is made available for the sole purpose of studying and learning - misuse is strictly forbidden.

Computer Engineering Questions

This is only a preview of the solution. Please use the purchase button to see the entire solution

Assisting Tutor

Related Homework Solutions

NP-Complete & Polynomial-Reducible Problems
Homework Solution
$50.00
Computer Science
Data Structures
Algorithm
Design
NP
NP-Complete
NP-Hard
Polynomial Reducible
Bin Packing
Partition
Sum
Longest Path
Shortest Path
Instance
Reduction
Capacity
Edge
Weight
Subset
3 Classical Algorithms Involving Greedy and Dynamic Programming
Homework Solution
$29.25
Knapsack
Actvity
Selection
Job
Scheduling
Proof
Correctness
Task
Integer
Greedy
Choice
Dynamic
Programming
Compatible
Maximum
Earliest
Duration
Overlap
Start
Time
Item
Weight
Profit
Optimal
Solution
Complexity
Recurrence
Substru
Get help from a qualified tutor
Live Chats