Question

In this assignment, you are asked to design, implement and demonstrate the Traffic Light Controller as a Digital controller as hardware (using remote lab or DSX kit).
First let’s look at how such a system works in the real world.
A Traffic Light Controller of intersection of T section with sensor to detect the waiting car(s) in the intersection.
When the car detected by the sensor, a timer will start counting for some time to give a car driver to turn right since the turn right can be happen even the main road is red ( the driver can turn right with careful ).
If the timer reach the predefined time, the Traffic Light Controller start to change in the logical way (red, green, yellow) with certain time for each light.

The VHDL code must be in done in Xilinx software.

Solution Preview

This material may consist of step-by-step explanations on how to solve a problem or examples of proper writing, including the use of citations, references, bibliographies, and formatting. This material is made available for the sole purpose of studying and learning - misuse is strictly forbidden.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

--use IEEE.NUMERIC_STD.ALL;

entity Semaphore is
    Port ( iCLK : in STD_LOGIC;
          inRST : in STD_LOGIC;
inCAR1 : in STD_LOGIC; -- inputs for cars
inCAR2 : in STD_LOGIC;
inCAR3 : in STD_LOGIC;
          oRE1 : out STD_LOGIC; -- outputs for controlling the lights on main road
          oYE1 : out STD_LOGIC;
          oGR1 : out STD_LOGIC;
oRE2 : out STD_LOGIC; -- outputs for controlling the lights on the cross street
          oYE2 : out STD_LOGIC;
          oGR2 : out STD_LOGIC;
          oGRCON : out STD_LOGIC; -- conditional green...

This is only a preview of the solution. Please use the purchase button to see the entire solution

$25.00

or $1 if you
register a new account!

Assisting Tutor

Related Homework Solutions

Verilog Lab
Homework Solution
$123.00
Computer
Science
Verilog
Lab
Algorithm
Diagram
Division
Simulation
Code
Planning
Implementation of Adder in Verilog
Homework Solution
$50.00
Verilog
Computer Science
Programming
Carry-Select Adder
Conditional Sum Adder
Structural Combination
Behavioral Combination
Simulation
VHDL Project
Homework Solution
$45.00
Computer
Science
VHDL
Truth
Table
Combinational
Circuit
Dataflow
Input
Structural
Design
Creating A Calculator Using Verilog
Homework Solution
$60.00
Verilog
Computer Science
Programming
Engineering
16-Bit Numbers
Arithmetic Operations
Decrementation
Incrementation
Output Results
Input Values
Verilog (VHDL) Compiling in ModelSim
Homework Solution
$25.00
Verilog
Computer Science
Programming
ModelSim
Counter
Output Ports
Incrementing
If Statement
Read Command
Write Command
Get help from a qualified tutor
Live Chats