QuestionQuestion

In this assignment, you are asked to design, implement and demonstrate the Traffic Light Controller as a Digital controller as hardware (using remote lab or DSX kit).
First let’s look at how such a system works in the real world.
A Traffic Light Controller of intersection of T section with sensor to detect the waiting car(s) in the intersection.
When the car detected by the sensor, a timer will start counting for some time to give a car driver to turn right since the turn right can be happen even the main road is red ( the driver can turn right with careful ).
If the timer reach the predefined time, the Traffic Light Controller start to change in the logical way (red, green, yellow) with certain time for each light.

The VHDL code must be in done in Xilinx software.

    Solution PreviewSolution Preview

    These solutions may offer step-by-step problem-solving explanations or good writing examples that include modern styles of formatting and construction of bibliographies out of text citations and references. Students may use these solutions for personal skill-building and practice. Unethical use is strictly forbidden.

    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.STD_LOGIC_UNSIGNED.ALL;

    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC_STD.ALL;

    -- Uncomment the following library declaration if instantiating
    -- any Xilinx primitives in this code.
    --library UNISIM;
    --use UNISIM.VComponents.all;

    --use IEEE.NUMERIC_STD.ALL;

    entity Semaphore is
        Port ( iCLK : in STD_LOGIC;
              inRST : in STD_LOGIC;
    inCAR1 : in STD_LOGIC; -- inputs for cars
    inCAR2 : in STD_LOGIC;
    inCAR3 : in STD_LOGIC;
              oRE1 : out STD_LOGIC; -- outputs for controlling the lights on main road
              oYE1 : out STD_LOGIC;
              oGR1 : out STD_LOGIC;
    oRE2 : out STD_LOGIC; -- outputs for controlling the lights on the cross street
              oYE2 : out STD_LOGIC;
              oGR2 : out STD_LOGIC;
              oGRCON : out STD_LOGIC; -- conditional green...

    By purchasing this solution you'll be able to access the following files:
    Semaphore.vhd.

    50% discount

    Hours
    Minutes
    Seconds
    $1.00 $0.50
    for this solution

    or FREE if you
    register a new account!

    PayPal, G Pay, ApplePay, Amazon Pay, and all major credit cards accepted.

    Find A Tutor

    View available Verilog, VHDL Tutors

    Get College Homework Help.

    Are you sure you don't want to upload any files?

    Fast tutor response requires as much info as possible.

    Decision:
    Upload a file
    Continue without uploading

    SUBMIT YOUR HOMEWORK
    We couldn't find that subject.
    Please select the best match from the list below.

    We'll send you an email right away. If it's not in your inbox, check your spam folder.

    • 1
    • 2
    • 3
    Live Chats