Subject Computer Science Verilog, VHDL

Question

See Question.pdf

Solution Preview

This material may consist of step-by-step explanations on how to solve a problem or examples of proper writing, including the use of citations, references, bibliographies, and formatting. This material is made available for the sole purpose of studying and learning - misuse is strictly forbidden.

Introduction

A mini CPU is designed using Verilog HDL. This mini CPU can perform some of the
• Basic Arithmetic,
• Logical and
• Comparison operations.
The figure below describes the top level block diagram for the design with description of the Input/Output Pins.

Table 1: Pinout Description of Project1_top.
Port Name DE-10 PIN Port Width Direction Description
clk Max10_CLK1_50 1 Input System Clock
databus SW7..SW0 8 Input Operands are provided on this input.
operation SW9..SW8 2 Input Selects different operations of Arithmetic, Logical and Comparison Modes.
mode KEY1..KEY0 2 Input Selects the four modes of the CPU.
carry LEDR9 1 Output Status of Carry after the result of different operations.
DIG1 HEX00..HEX06 7 Output MSB of the result displayed on Seven Segments.
DIG0 HEX10..HEX16 7 Output LSB of the result displayed on Seven Segments.
led LEDR8..LEDR0 9 Output Knight rider pattern will be displayed ...

This is only a preview of the solution. Please use the purchase button to see the entire solution

$127.00

or $1 if you
register a new account!

Assisting Tutor

Related Homework Solutions

Verilog (VHDL) Compiling in ModelSim
Homework Solution
$25.00
Verilog
Computer Science
Programming
ModelSim
Counter
Output Ports
Incrementing
If Statement
Read Command
Write Command
Implementation of Adder in Verilog
Homework Solution
$50.00
Verilog
Computer Science
Programming
Carry-Select Adder
Conditional Sum Adder
Structural Combination
Behavioral Combination
Simulation
Verilog Lab
Homework Solution
$123.00
Computer
Science
Verilog
Lab
Algorithm
Diagram
Division
Simulation
Code
Planning
VHDL Project
Homework Solution
$45.00
Computer
Science
VHDL
Truth
Table
Combinational
Circuit
Dataflow
Input
Structural
Design
Get help from a qualified tutor
Live Chats