QuestionQuestion

Transcribed TextTranscribed Text

Fundamentals of Analogic Design PROBL EM Assume all facing transistor are identical and biased the saturation region Ignore the body-effect for all transistors Consider the channel-lengti modulation effect foralitransistors a) Find the DC gain (As) of the amplifier circuit in Fig 1 b) Determine the approximate transfer function A (jco). The amplifier circuit through inspection Consideronly 3 poles Note: Assume load capacitance of node Assume only the Cas of the transistors contributes tothe parasitic capacitance. c) Find the input-referred noise of the circuit Note: Consider only the thermal noise of Vas V1 Vout Vas Fig.1 PROBLEM 2 Note: Forthe fully differential amplifier circuit o Fig.2 assume that al NMOS transistors are identical (i.e. they have equal gna and transistors are identical as well (i.e. they have equal gmp Ignore the body effect and consider the channel- length modulation effect Itransistors M, M, Vn M, v M, - M, M, M, v v V Vour Fig. 2 a) Find the differentialDO gain (Aoc) b) the transistors have only Cos as their parasitic capacitor (the sarne for both NMOS and PMOS), find the approxirnate transfer function Adico). The amplifier circuit. c) Find the input-referred noise of the amplifier circuit Note: consider only the contributions of the thermalnoise. PROBLEM 4 Note: Assume that the OPAMP in Fig. 3 has a single pole its output node that is dominated by the "C". The open-loop DO gain the OPAMP is "Ao" The output resistance OPAMPi 'Raj' Fig illustrates the Bode plotof the OPAMP n the open-loop (see Fig. 3a). a) Find the loop gain transfer function, L(jco). for the amplifier circuit in Fio 3(c) Hint: L(jo) is defined the product fthe OPAMP open-loop transfer function A(joo) and the feedback factor f b) Find the close loop transfer function Acu (jco)o the amplifier circuit in Fig. 3(c) Ignore the loading effects of the feedback on DC gain. Draw the Bode plot Note: Express the closed-loop 3dB bandwidth and closed loop unity-gain bandwidth as function ftheir open-loop counterparts (a) (c) 18C 18C Vour VOUT Vas v Vas =c (b) (d) & 20 log ? 20 Fig. 3 PROBLEM 4 Note: Assume that the transistorsi Fig are biased the saturation region Consider both the channel-length modulation effect and the body-effect your calculations Von Ro Vout M, Fig.4 Find the noise contribution of M2 to Vout

Solution PreviewSolution Preview

This material may consist of step-by-step explanations on how to solve a problem or examples of proper writing, including the use of citations, references, bibliographies, and formatting. This material is made available for the sole purpose of studying and learning - misuse is strictly forbidden.

Analog Integrated Circuit Design
    $88.00 for this solution

    PayPal, G Pay, ApplePay, Amazon Pay, and all major credit cards accepted.

    Find A Tutor

    View available Circuit Analysis Tutors

    Get College Homework Help.

    Are you sure you don't want to upload any files?

    Fast tutor response requires as much info as possible.

    Decision:
    Upload a file
    Continue without uploading

    SUBMIT YOUR HOMEWORK
    We couldn't find that subject.
    Please select the best match from the list below.

    We'll send you an email right away. If it's not in your inbox, check your spam folder.

    • 1
    • 2
    • 3
    Live Chats