Application Example Part D
1. For the continuous system and operating domain wipa ³ wipideal, transfer function
WIPa(s)/Wd(s) and delay D=2 days, use step response to adjust Kc to obtain the shortest settling time with no overshoot/undershoot. Plot response to a 1-hour step work disturbance wd(t) for value of Kc found. Use the following continuous controller:
𝑐4(𝑡) = 𝑐3(𝑡 − 𝐷) + 𝐾4𝑤𝑖𝑝2(𝑡 − 𝐷).
2. For the discrete closed-loop system and operating domain wipa ³ wipideal, transfer function WIPa(z)/Wd(z) and delay D=2 days, use step response plots to adjust Kc to obtain the shortest settling time with no overshoot/undershoot. Plot response to a 1-hour step work disturbance wd(kT) for the value of Kc found. Use the following discrete controller:
𝑑 = < = where d is an integer
𝑐4(𝑘𝑇) = 𝑐3((𝑘 − 𝑑)𝑇) + 𝐾4𝑤𝑖𝑝((𝑘 − 𝑑)𝑇)
3. Compare the values of Kc obtained above for these continuous and discrete closed-loop systems with D=2 days.
4. For the discrete closed-loop system described above, operating domain wipa ³ wipideal, transfer function WIPa(z)/Wd(z) and delay D=1 day, analytically determine the value of Kc that results in a characteristic equation with two equal real roots and therefore a critically damped system (z=1). Verify this using the ‘damp’ function. Plot the response to a 1-hour step work disturbance wd(kT) for the value of Kc found.
5. For the discrete closed-loop system described above, operating domain wipa ³ wipideal, transfer function WIPa(z)/Wd(z) and delay D=1 day, plot the open-loop frequency response with Kc=1 day-1. Then find the value of Kc that results in a system with a 70° phase margin.
Plot resulting the open-loop frequency response using the ‘margin’ function and plot the resulting closed-loop frequency response using the ‘bode’ function (gain and phase margins only are applicable to the open-loop frequency response). Also plot response to a 1-hour step work disturbance wd(kT) for the value of Kc found.
6. For the discrete closed-loop system described above, operating domain wipa ³ wipideal, transfer function WIPa(z)/Wd(z) and delay D=1 day, use step response plots to adjust Kc to obtain the shortest settling time with no overshoot/undershoot. Plot response to a 1-hour step work disturbance wd(kT) for the value of Kc found.
7. Compare the values of Kc and the step responses obtained using the above three methods for the discrete closed-loop system with D=1 day.
8. Referring to the responses obtained above for closed-loop systems with D=1 day and D=2 days, what does this imply regarding the importance of agility and deployment of smart manufacturing technologies to reduce or eliminate delay in closed-loop production systems?

Application Example Part D 1. For the continuous system and operat...